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We present a multiplexing scheme for the measurement of large numbers of mesoscopic devices in cryogenic
systems. The multiplexer is used to contact an array of 256 split gates on a GaAs/AlGaAs heterostructure,
in which each split gate can be measured individually. The low-temperature conductance of split-gate devices
is governed by quantum mechanics, leading to the appearance of conductance plateaux at intervals of 2e2/h.
A fabrication-limited yield of 94% is achieved for the array, and a ‘quantum yield’ is also defined, to account
for disorder affecting the quantum behaviour of the devices. The quantum yield rose from 55% to 86% after
illuminating the sample, explained by the corresponding increase in carrier density and mobility of the two-
dimensional electron gas. The multiplexer is a scalable architecture, and can be extended to other forms of
mesoscopic devices. It overcomes previous limits on the number of devices that can be fabricated on a single
chip due to the number of electrical contacts available, without the need to alter existing experimental set
ups.
There has been much interest in using gate-defined
mesoscopic devices for computational applications, from
spintronics to quantum information processing. For ex-
ample, it has recently been shown that the current
through a 1D conductor defined using a split gate can
be spin polarized by purely electrical means1,2. This has
great potential in spintronics3 where electrical control of
the electron spin is highly advantageous4. In addition,
much research is focussed on using quantum dot systems
as spin and charge qubits5–8.
In order for such mesoscopic devices to form the build-
ing blocks of integrated quantum circuits, the yield and
manufacturability must be considered. The definition of
yield for mesoscopic devices will include the reproducibil-
ity of quantum phenomena from device to device, as well
as the reliability of fabrication processes. It must also
be shown that the devices can be integrated into a scal-
able architecture. Significant progress has been made
in fabricating large-scale arrays of nanowires9 and car-
bon nanotubes10, but no equivalent attempts have been
made for gate-defined structures on GaAs/AlGaAs het-
erostructures.
We have fabricated a large array of gate-defined meso-
scopic devices on the surface of a GaAs/AlGaAs het-
erostructure. Each device in the array can be measured
individually using a multiplexing scheme. To demon-
strate the functionality of the multiplexer, we form an
array of 256 one-dimensional (1D) quantum wires, de-
fined using split gates11. The split gate was chosen be-
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cause it is one of the simplest mesoscopic devices that
exhibits quantum phenomena; the quantisation of con-
ductance in units of 2e2/h as a function of split-gate volt-
age12,13. Measuring a large number of devices during a
single cooldown in a cryostat enables a systematic study
of the yield and the reproducibility of electrical charac-
teristics of the devices. It also provides a data set that is
sufficiently large for statistical analysis of quantum phe-
nomenon. The array structure is highly scalable, such
that many more devices can be incorporated with few ex-
tra electrical contacts. We have focussed on 1D devices,
however, the multiplexer methodology can be extended
to arrays of other types of quantum devices, for example
quantum dots.
The devices were fabricated on a modulation-
doped GaAs/AlGaAs High Electron Mobility Transistor
(HEMT) structure, in which the two-dimensional elec-
tron gas (2DEG) is formed 90 nm below the surface of the
wafer. Data are presented before and after illumination
with a red LED. Before illumination, the carrier density
(n) and mobility (µ) were measured to be 1.7×1011 cm−2
and 0.94× 106 cm2V−1s−1, respectively. After illumina-
tion, n and µ increased to 2.9× 1011 cm−2 and 2.2× 106
cm2V−1s−1, respectively. Schottky gates on the surface
of the sample were patterned using optical lithography,
with the exception of the split gates, which were pat-
terned using electron-beam lithography. Each split gate
was 400 nm long, and 400 nm wide. Two-terminal lock-
in measurements were performed at 1.4 K using an ac
excitation voltage of 100 µV.
Figure 1 shows a schematic diagram which illustrates
the operation of the multiplexer in directing a voltage
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2FIG. 1. (Color online) Schematic diagram of the multiplexer
structure. The 2DEG (blue) branches from an input V to
eight separate outputs (labelled 1 to 8). Addressing gates
(yellow and white) cross the 2DEG and are insulated in vari-
ous places (grey). Addressing gates G2, G4 and G6 are turned
‘on’ in order to direct an input voltage from V to output path
1, as illustrated by the arrow.
from input V to one of eight output paths. A mesa is
defined using standard etching techniques, and forms a
tiered structure proceeding from input V . The path of
the input voltage through the multiplexer is determined
by the 6 ‘addressing gates’ (G1 to G6), by negatively
biasing the addressing gates to deplete carriers from the
2DEG below, thus preventing current flow through a par-
ticular arm of the multiplexer.
The addressing gates cover multiple arms of the mul-
tiplexer, for example, G4 covers the 2DEG at points A,
B, and C. In order for the addressing scheme to be effec-
tive, path B should remain open whilst paths A and C
are depleted. Therefore, an insulator was deposited at B
between the addressing gate and the surface of the wafer.
This alters the voltage required to deplete carriers in the
2DEG, and thus opens a voltage window where carriers
are depleted at A and C but not at B. A 400 nm layer of
photodefinable insulator, polyimide (HD4104), was used,
which shifts the voltage required to deplete carriers from
−0.2 V to < −5 V.
In Fig. 1, gates G2, G4 and G6 are ‘on’, i.e. a negative
voltage is applied to deplete the 2DEG where there is no
insulator. Gates G1, G3 and G5 are ‘off’. The input volt-
age at V is therefore directed to path 1. This voltage can
be output on any of the other paths depending on which
combination of addressing gates are on or off. The total
number of output paths of the multiplexer increases ap-
proximately exponentially with each tier of the structure,
and is given by 2(n−1)/2, where n is the total number of
contacts required (including the addressing gates and the
input contact).
Figure 2(a) shows a schematic diagram of the layout
used to address an array of split gates, for illustrative
purposes we show an array of 4 × 4 split gates. Two
multiplexers are required; one to select the desired row
(mesa), and one to select the column (gate). The ac
excitation voltage is applied at source S and is directed to
a common drain contact D through one of the four rows
using the left-hand multiplexer (for which the addressing
gates are labelled L1 to L4).
A series of ohmic contacts are positioned at the out-
puts of the top multiplexer. Columns C1 to C4 cover the
ohmic contacts (for example at point ∗ for column C4).
Thus, by selectively biasing addressing gates T1 to T4,
the input voltage is directed from contact V to a partic-
ular column. Both arms of the split gate are connected
to the same column. Figure 2(b) shows an optical micro-
graph of one of the split gates in the array. The edges
of the mesa are outlined by thick black lines for clarity.
An insulating layer of polyimide prevents the 2DEG from
being depleted beneath the column when a bias voltage
is applied. The insulator is outlined by the white-dotted
lines.
Adding an extra tier to either multiplexer doubles the
number of split gates that can be contacted, at the ex-
pense of two additional addressing gates. We used the
layout described to address an array of 256 split gates;
currently the largest number of split gates that have been
individually measured on a single chip. An optical mi-
crograph of the entire chip is shown in Fig. 2(c). The
contacts for the source, drain and split-gate voltage (Vsg)
are labelled S, D, and V , respectively. The chip was de-
signed to fit into a standard 20-pin LCC package, to be
compatible with the existing cryostat set-up. Nineteen
contacts were required: 16 addressing gates (8 for each
multiplexer), 2 contacts for the source and drain, and 1
contact for Vsg.
The conductance (G) through each split gate in the
array was measured as a function of Vsg. Fifteen of the
split gates failed to define a 1D channel, and it was found
that in each case this was due to damage to one arm of
the split gate incurred during fabrication. We therefore
define a fabrication-limited yield (Yf ) of Yf = 94%.
It is also necessary to define a ‘quantum yield’ (Yq),
since quantum phenomena in mesoscopic devices are af-
fected by disorder. This disorder can arise from the
presence of impurities in the wafer, fluctuations in the
background potential due to ionized donors and surface
states, and non-uniformities in the gate geometry. The
specific definition of Yq will depend on the type of meso-
scopic device, and its particular application. In the case
of split gates, the quantum phenomenon of interest is the
quantisation of conductance in units of 2e2/h. There-
fore, we define Yq as the number of devices for which the
first and second conductance plateaux are clearly defined
and occur at the correct conductance value, 2e2/h and
4e2/h, respectively. Due to the volume of data to be
analysed, an algorithm was written to extract the value
of the first and second plateaux, after correcting for se-
ries resistance. Practically, Yq was defined as the number
3FIG. 2. (Color online) (a) Simplified schematic diagram of the device layout, for an array of 4×4 split gates. Two multiplexers
are used. The left-hand multiplexer (addressing gates L1 to L4) directs an ac excitation voltage from source S to drain D
through one of the four mesa rows. The top multiplexer (addressing gates T1 to T4) directs an input voltage V to columns
C1 to C4. Individual split gates are measured by appropriately addressing both multiplexers to select a particular row and
column. (b) Optical micrograph of one of the split gates in the array. For clarity, the edge of the mesa (insulator) is marked
by the black (white-dotted) line, and the insulator beneath the column gate is highlighted (light blue, artificial colouring). (c)
Optical micrograph of the array of 256 split gates (16 rows and 16 columns). The source, drain, and input-voltage contacts are
labelled S, D, and V , respectively. All gates are shown in yellow.
of devices for which both conductance plateaux occurred
within ±0.1× (2e2/h) of the expected value.
The split-gate array was measured before and after illu-
mination, referred to as the dark and light measurement,
respectively. In the dark, Yq = 54.8%, giving a total
yield Yt = Yf × Yq = 51.6%. In the light, Yq increased
to 86.3%, giving Yt = 81.3%. In HEMT structures, il-
lumination releases electrons trapped in DX centres in
the donor layer14, giving rise to an increased carrier den-
sity and mobility in the 2DEG. The 1D subband spacing
increases with n, and therefore plateaux become better
defined. Disorder effects are also reduced since the donor
layer is fully ionized and thus gives rise to a more uniform
background potential, and impurities are better screened
due to the higher n.
The dependence of Yq on n and µ indicate that a higher
yield may be obtained by fabricating the split-gate array
on a higher quality GaAs/AlGaAs HEMT. It is also likely
that a higher yield can be achieved by laterally shifting
the 1D channel away from impurities, thereby reducing
the effect on disorder on 1D quantisation15. This requires
separate control over each arm of the split gate, which
could be achieved with modifications of the multiplexer
design.
Figure 3(a) shows the average conductance G against
Vsg for all split gates which met the yield criteria be-
fore illumination. The conductance data were shifted to
the mean pinch-off voltage (Vp) before averaging, where
Vp is defined as the voltage at which G = 0 [marked
on Fig. 3(a)]. The mean Vp = −0.79 V, and the mean
widths of the first (W1) and second (W2) plateaux are
W1 = W2 = 72 mV (the plateau widths were approx-
imated as the distance between the mid-points of the
risers between conductance plateaux). A weak ‘0.7 struc-
ture’ also exists, indicated by the arrow. This structure
is a feature of conductance through 1D devices, which
appears close to 0.7 × (2e2/h)16,17. Figure 3(b) shows
the corresponding average conductance against Vsg after
illumination. The mean Vp has shifted to −2.69 V, and
the plateau widths have increased by a factor of 2.3, re-
flecting the increase in n and larger 1D subband spacing.
Figure 3(c) shows a scatter plot of Vp in the dark
(Vdark) against Vp in the light (Vlight), for every split
gate which defined a 1D channel. The data points are
represented by one of four symbols to indicate which de-
vices met the quantum yield criteria in both the light and
dark (52.3%); in neither the light nor dark (34.0%); only
in the light (11.2%); and only in the dark (2.5%).
There is a strong correlation between Vdark and Vlight.
The spread in the pinch-off voltages can be related to
a variety of causes, including fluctuations in the back-
ground potential due to donor ions, and variations in
the lithographic geometry. The standard deviation (σ)
of Vdark and Vlight is 97 mV and 144 mV, respectively,
which corresponds to 12.7% and 5.4% of the mean18. The
reduction in the percentage variation in the light may re-
flect greater uniformity in the ionized donor distribution
following the release of electrons from DX centres. Stud-
ies can be imagined to determine how significant the dif-
ferent contributing factors are to the variation in Vp. For
example, the role of ionized donors may be investigated
by fabricating the sample on an undoped GaAs/AlGaAs
heterostructure19, where the absence of dopants reduces
the background disorder potential20. It would be neces-
sary to modify the multiplexer design to include a gate
to induce the 2DEG21.
4FIG. 3. (Color online) (a) Average conductance G against
Vsg for all split gates which met the yield criteria before il-
lumination. The 0.7 structure and Vp are indicated by the
arrows. (b) Corresponding G against Vsg for split gates which
met the yield criteria after illumination. For (a) and (b), the
mean (µ) and standard deviation (σ) for Vp, W1 and W2 are
given in the inset, where W1 and W2 correspond the widths of
the first and second plateaux, respectively. (c) Scatter plot of
Vdark against Vlight for all split gates, where Vdark (Vlight) is
the pinch-off voltage before (after) illumination. The symbols
indicate whether the devices met the quantum yield criteria
in both the light and dark; neither the light nor dark; only in
the light; or only in the dark.
Measuring 256 split gates on a single chip provides a
data set sufficient for statistical analysis. The only inves-
tigation of characteristics of a large number of split gates
was conducted by Yang et al.22, who measured a total of
540 devices. However, only 6 devices were fabricated on
each GaAs/AlGaAs chip, therefore 90 cooldowns were re-
quired to obtain the data. By fabricating 256 split gates
on a single chip, we only require two cooldowns to pro-
duce a similar volume of data.
This demonstrates a major advantage of the multiplex-
ing scheme, in that ordinarily, the number of devices that
can be measured on a single chip is limited by the num-
ber of wires in a cryostat. The multiplexer effectively in-
creases the number of electrical contacts available, such
that existing experimental set ups do not need to be mod-
ified. Fewer cooldowns are required to measure a large
number of devices, therefore more data can be gathered
in a shorter amount of time, at a fraction of the cost. Ad-
ditionally, measuring a large number of devices increases
the likelihood of encountering rare situations where im-
purities within the active region of the device lead to
unusual quantum effects, which can be investigated.
In summary: A multiplexing scheme has been de-
veloped which dramatically increases the number of
mesoscopic devices that can be measured on a single
GaAs/AlGaAs chip. The multiplexer was used to quan-
tify the yield of an array of 256 split gates, where the
definition of yield includes the effects of disorder on quan-
tisation of conductance. The maximum total yield for the
split-gate array was 81.3%, which can be improved by in-
creasing the mobility and carrier density of the 2DEG.
The data set obtained is sufficient to investigate statis-
tics of complex quantum phenomena, which will be the
subject of a future study. Additionally, the multiplexer
is a scalable architecture, which can be extended to other
mesoscopic devices with some modifications. Investigat-
ing the yield and statistical variations of quantum phe-
nomenon in mesoscopic devices, as well as demonstrat-
ing a scalable device architecture is necessary in testing
the suitability of these devices for computational applica-
tions. During the preparation of this manuscript we be-
came aware of the work of Ward et al.23, which presents
an alternative multiplexing scheme used to contact four
double quantum dot structures on a Si/SiGe heterostruc-
ture.
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